Evaluation of Coverage-Driven Random Verification
نویسندگان
چکیده
The project focuses on examining the advantages of random verification with real examples. Random verification has two necessary parts, hierarchical testbench and coverage metrics. The layered testbench allows a verifier to improve the coverage by only modifying the randomization constraints at the highest level of abstraction. Although it might take a verifier more time to build such hierarchical testbench than a directed one, the overall verification time will be less and the process will be less error-prone. The project also evaluates two coverage metrics for monitoring the verification process, functional coverage and code coverage. The definitions of the two metrics are the same for both directed and random verification, but the ways to measure the coverage data differ for the two methods. Especially for random verification, effectively using functional coverage measurements requires a verifier to think beyond the scope of directed testing. At last, the project looks into the concept of RTL fault coverage in order to establish the relationship between functional verification and manufacturing test. Keywords—random verification; functional coverage; code coverage; RTL fault coverage
منابع مشابه
COVERAGE-DRIVEN TEST GENERATION FOR FUNCTIONAL VALIDATION OF PIPELINED PROCESSORS By HEON-MO KOO A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF DOCTOR OF PHILOSOPHY
of Dissertation Presented to the Graduate School of the University of Florida in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy COVERAGE-DRIVEN TEST GENERATION FOR FUNCTIONAL VALIDATION OF PIPELINED PROCESSORS By Heon-Mo Koo December 2007 Chair: Prabhat Mishra Major: Computer Engineering Functional verification of microprocessors is one of the most complex and ex...
متن کاملEnriching UVM in SystemC with AMS extensions for randomization and functional coverage*
The Universal Verification Methodology (UVM) is a coverage driven verification approach, which has become the standard for the verification of digital systems. The framework provided by UVM makes it possible to create structured test environments, which facilitates the reuse of verification components and scenarios. However, the UVM library is only available for SystemVerilog, limiting the veri...
متن کاملCoverage-driven Functional Test Generation for Processor Validation using Formal Methods
Functional validation is one of the major bottlenecks in processor design: up to 70% of the design development time and resources are spent on functional verification. Simulation is the most widely used form of microprocessor validation. A major challenge in simulation-based validation is how to reduce the overall validation time and resources. Traditionally, billions of random tests are used d...
متن کاملA Random Constrained Movie Versus a Random Unconstrained Movie Applied to the Functional Verification of an MPEG-4 Decoder Design
The advent of the new VLSI technology and SoC design methodologies has brought about an explosive growth to the complexity of modern electronic circuits. One big problem in the hardware design verification is to find good stimuli to make functional verification. A MPEG-4 decoder design require movies in order to make the functional verification. A real movie applied alone is not enough to test ...
متن کاملEfficient Mutation-Analysis Coverage for Constrained Random Verification
Constrained random simulation based verification (CRV) becomes an important means of verifying the functional correctness of the increasingly complex hardware designs. Effective coverage metric still lacks for assessing the adequacy of these processes. In contrast to other coverage metrics, the syntax-based Mutation Analysis (MA) defines a systematic correlation between the coverage results and...
متن کامل